Publication: Task mapping and routing optimization for hard real-time Networks-on-Chip
Loading...
Date
2019
Journal Title
Journal ISSN
Volume Title
Publisher
Institute of Advanced Engineering and Science
Abstract
Interference from high priority tasks and messages in a hard real-time Networks-on-Chip (NoC) create computation and communication delays. As the delays increase in number, maintaining the system's schedulability become difficult. In order to overcome the problem, one way is to reduce interference in the NoC by changing task mapping and network routing. Some population-based heuristics evaluate the worst-case response times of tasks and messages based on the schedulability analysis, but requires a significant amount of optimization time to complete due to the complexity of the evaluation function. In this paper, we propose an optimization technique that explore both parameters simultaneously with the aim to meet the schedulability of the system, hence reducing the optimization time. One of the advantages from our approach is the unrepeated call to the evaluation function, which is unaddressed in the heuristics that configure design parameters in stages. The results show that a schedulable configuration can be found from the large design space.
Description
Bulletin of Electrical Engineering and Informatics
Vol.8, No.2, June2019, pp. 414~421
ISSN: 2302-9285, DOI: 10.11591/eei.v8i2.1395
Keywords
Design space exploration, Network routing, Networks-on-Chip, Real-time systems, Schedulability, Task mapping